, it can be shown that the Y-parameter matrix of the left half of AIN ALEFT X Al1lS/2
the short transmission line, including the pad, is given by [5]
[yS and CAUT is reconstructed from the measured noise parameters of the test structure using the formulae in [8] , [11] .
o., Table I . All test structures than 7% up to 100 GHz. A validation of this de-embedding employ a M1 ground shield with abundant substrate taps to technique on the measured Y-parameters of MOSFETs, SiGe reduce the substrate loss, as indicated by the shaded region in HBTs, inductors and varactors up to 65 GHz will be presented Fig. 2 . The ground planes are slotted to comply with the metal in [12] . Below, we focus only on noise parameter measure-density rules in nano-scale CMOS technologies. ments.
S-parameters and noise parameters were measured on-wafer ground plane extends throughout the test structure, including up to 22GHz, but exhibits significant fluctuations after the under the high speed signal pads. In contrast, the signal pads in pad and interconnect losses are de-embedded due to the large the 130nm designs do not have a metal ground shield directly contribution from the parasitics to the measured noise figure. underneath. This introduces extra losses, which translate into Finally, Fig. 17 confirms that the optimum noise bias of a higher measured noise figure of the test structure before de-an n-MOSFET remains constant across frequencies, consistent embedding. While this loss can be de-embedded, measurement with the results reported in [15] . The minimum noise bias of accuracy improves when the parasitic losses are minimized, the 150 GHz SiGe HBT in [6] shifts to higher current densities The importance of employing a ground plane is more with increasing frequency. However, this trend is drowned in
